

FIGURE 1a




FIGURE 1b

08/675/304
08/470003




FIGURE 2




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5a




Figure 5b Typical Driver Connected to PWM Output




Figure 5c Pulse-Width Modulation Timing

Notes:
 1 cycle = 125ns
 $1 \text{ cycle} \leq T1 \leq 253 \text{ cycles}$
 $T3 = T4 = 1 \text{ cycle (Non-Overlap Delay Time)}$
 $T2 = (256 - 2 - T1) \text{ cycles}$




FIGURE 6